

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

DATE MAILED: 10/19/2005

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/737,058	10/737,058 12/16/2003		James W. Nicholes	1280-SC12980TC	5196	
34814	7590	10/19/2005		EXAMINER		
		& ABEL, L.L.P	NGUYEN, TAN			
5000 PLAZA ON THE LAKE SUITE 26 AUSTIN, TX 78746				ART UNIT	PAPER NUMBER	
AUSTIN, 12	. 70740			2827		

Please find below and/or attached an Office communication concerning this application or proceeding.

			H.
<del></del>	Application No.	Applicant(s)	
	10/737,058	NICHOLES, JAMES W	<b>'</b> -
Office Action Summary	Examiner	Art Unit	
	Tan T. Nguyen	2827	
The MAILING DATE of this communication ap Period for Reply	ppears on the cover sheet with	the correspondence address	s
A SHORTENED STATUTORY PERIOD FOR REPI	LY IS SET TO EXPIRE 3 MOI	NTH(S) OR THIRTY (30) DA	AYS.
WHICHEVER IS LONGER, FROM THE MAILING I  - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the maili earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICA .136(a). In no event, however, may a repl d will apply and will expire SIX (6) MONTH te, cause the application to become ABAN	ATION. y be timely filed S from the mailing date of this community S from the Mailing date of this community S (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 20.	September 2005.		
,-	is action is non-final.		
3) Since this application is in condition for allows			rits is
closed in accordance with the practice under	Ex parte Quayle, 1935 C.D.	11, 453 O.G. 213.	
Disposition of Claims			
4) Claim(s) 1-24 is/are pending in the applicatio	n.		
4a) Of the above claim(s) is/are withdra	awn from consideration.		
5)⊠ Claim(s) <u>13-24</u> is/are allowed.			
6)⊠ Claim(s) <u>1 and 6-12</u> is/are rejected.			
7) Claim(s) <u>2-5</u> is/are objected to.			
8) Claim(s) are subject to restriction and	or election requirement.		
Application Papers	•		
9)☐ The specification is objected to by the Examir			
10) The drawing(s) filed on is/are: a) ac			
Applicant may not request that any objection to th			
Replacement drawing sheet(s) including the corre			
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreig	in priority under 35 U.S.C. & 1	19(a)-(d) or (f).	
a) ☐ All b) ☐ Some * c) ☐ None of:	p		
1.☐ Certified copies of the priority docume	nts have been received.		
2. Certified copies of the priority docume		olication No	
3. Copies of the certified copies of the pri	ority documents have been re	eceived in this National Stag	je
application from the International Bure	au (PCT Rule 17.2(a)).		
* See the attached detailed Office action for a lis	st of the certified copies not re	eceived.	
Attach manufa)			
Attachment(s)  1)	4) 🔲 Interview Sur	mmary (PTO-413)	
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/	Mail Date	١
<ol> <li>Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0 Paper No(s)/Mail Date <u>7/05</u>.</li> </ol>	8) 5) Notice of Info 6) Other:	ormal Patent Application (PTO-152	)

Application/Control Number: 10/737,058

Art Unit: 2827

1. The following action is in response to the amendment filed by Applicant on September 20, 2005.

Page 2

- 2. The Information Disclosure Statement submitted by Applicant on July 25, 2005 has been received and fully considered. Reference "BD" to Hauser appears to be irrelevant to the present application.
- 3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1, 6-12 are rejected under 35 U.S.C. 102(b) as being anticipated by Kohno (U.S. Patent No. 5,703,820).

Kohno disclosed in Figure 5 a memory device comprises a discharge circuit [9], which is composed of transistors [Q91-Q9n and Q9r], coupled to a plurality of digit lines [D1-Dn] and a reference digit line [DR], a timing signal [AT2] is supplied to the gates of all the transistors [Q91-Q9n and Q9r] (column 8, lines 62-67). Kohno disclosed in Figure 6 that when the timing signal [AT2] is set to the High level, the transistors [Q91-Q9n and Q9r] are set to be conductive state, as a result, charges of the digit lines [D1-Dn] and charge of the reference digit line [Dr] are all discharged to the ground potential level. At the same time, the logic gate [G61, G62] are inactivated, this time interval would be understood as the claimed inactive memory access period because the inactivation of these logic gates output a low level regardless of any input to the input terminals [S1] and [R1] (column 11, lines 19-29). Subsequently, when the timing signal

[AT2] is set to the Low level, each transistor of the discharge circuit [9] is set to the non-conductive state, as a result, the discharge operation is not executed. Further, the logic gates [G61], [G62] of the sense amplifier [6] are activated, therefore the selected digit line and the reference digit line are charged (column 11, lines 35-41). The sense amplifier [6] compares and amplifies the information on the digit line [D1] with the information on the reference digit line [DR] and outputs the amplified result as a signal [SO] (column 10, lines 4-8).

a. Regarding claims 6-7, Kohno disclosed in Figure 7 the reference digit line [Dr] is charge to the voltage of 1.5 volt, while the voltage of the selected digit line [D1] is equilibrated to the voltage  $V_{DOFF}$  of 1.55 V when the selected memory cell is an OFF bit, and to the voltage  $V_{DON}$  of 1.45 V when the selected memory cell is an ON bit (column 11, lines 50-55). Accordingly, the voltage difference is greater than 100millivolts or 150millivolts.

Regarding claim 8, Kohno disclosed the reference digit line [Dr] is charged as the timing signal [AT2] is set to low level (column 11, lines 39-40).

Regarding claim 9, Kohno disclosed the reference digit line [Dr] is discharged as the timing [AT2] is set to the High level, during which the logic gates [G61, G62] of the sense amplifier [6] are inactivated (column 11, lines 19-29).

Regarding claims 10-11, as shown in Figure 7, the selected digit line [D1] and the reference digit line [Dr] are charged from 0 V to about 1.45-1.50 V during the precharge period, which include the mid-point voltage level.

Application/Control Number: 10/737,058 Page 4

Art Unit: 2827

Regarding claim 12, Kohno disclosed the voltage of the selected digit line [D1] is equilibrated to the voltage  $V_{DOFF}$  of 1.55 V when the selected memory cell is an OFF bit, and to the voltage  $V_{DON}$  of 1.45 V when the selected memory cell is an ON bit (column 11, lines 50-55).

- 5. Claims 2-5 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 6. Applicant's arguments with respect to claims 1-5, 8-9, 12 and 23 have been considered but are moot in view of the new ground(s) of rejection.

## 7. REMARKS

In view of Applicant's Remarks in the amendment, the 102 (b) Rejection under Hanriat et al. (U.S. Patent No. 6,282,114) to claims 1-5, 8-9 and 12 has been withdrawn. New reference to Kohno (U.S. Patent No. 5,703,820) has been found and applied to reject claims 1, 6-12 under 102 (b). Applicant is correct that the rejection to claim 23 was an error. In claim 1, Applicant claimed an "inactive memory access period" which would be understood as a memory access period during which the sense amplifier is not activated, accordingly, the Kohno reference meets this limitation.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tan T. Nguyen whose telephone number is (571) 272-1789. The examiner can normally be reached on Monday to Friday from 07:00 AM to 03:00 PM.

Application/Control Number: 10/737,058

Art Unit: 2827

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Hoai Ho, can be reached at (571) 272-1777. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Tan T. Nguyen Primary Examiner Art Unit 2827 October 13, 2005